


CONVENTIONAL MOSFET


**FIG. 1**

www.fairchildsemi.com  
Fairchild Semiconductor  
Fairchild logo  
Fairchild Semiconductor  
Fairchild logo



BREAKDOWN VOLTAGE  $V_{(BR)DSS}$  [V]

**FIG. 2**



THE DOPANT DISTRIBUTION OF A HIGH VOLTAGE VERTICAL  
DMOS TRANSISTOR WITH A RELATIVELY LOW ON-RESISTANCE

**FIG. 3**

4/5

Step

Figure

1. Etch/deposit a trench etch-stop layers

p-type  
dopant

520

2. Mask and etch the trench etch-stop layers.

501

n-type

3. Etch the trench using a gas that contains the desired dopant species.

502

4a

4. Fill the trench with a dielectric or a high resistivity layer

p-type  
regions

52

5. Planarize

6. Diffuse the dopant to form the desired junction


501

502

4b

Figure 4. The steps in the fabrication of the voltage sustaining junction.

5/5



THE DOPANT DISTRIBUTION OF A HIGH VOLTAGE VERTICAL  
DMOS TRANSISTOR WITH A RELATIVELY LOW ON-RESISTANCE

FIG.  
5